Specman Verification Engineer Jobs in Pune

VLSI - Verification

The Role

Primary responsibilities will include

§  Development of Verification Environment (VE) / Verification Component (VC) using Specman ‘e’ /system verilog

§  Writing tests, functional coverage using ‘e’ and mapping these to Verification plan

§  Functional verification of the design and achieve verification goals

§  VHDL / Verilog RTL/Testbench coding

Required Skills

§  An excellent knowledge of digital design / verification techniques

§  Minimum 2yrs experience with Specman / system verilog based verification for developing VE, VC, writing tests, functional coverage.

§  Experience of VHDL and/or Verilog programming languages.

§  Exposure to scripting language/s

Experience

§  2-5 yrs in the above mentioned areas.

Qualifications

Minimum B.Tech / B.E. with first class in electronic engineering or related stream.

Thanks & Regards,
Somashekar .T
Tel: 080-42821616

E-Mail: shekar@roljobs.com ||

Internet: www.roljobs.com, www.roljobs.net, www.aerojobs.in, www.medicalnaukri.com

http://shekarts.wordpress.com/ , http://somashekar-jobs.blogspot.in/ , http://shekars.posterous.com/

Rated as one of the top recruitment companies in India by Social Talent, Ireland