Friday, 30 March 2012

Specman based verification Jobs in Pune

VLSI - Verification

The Role
    Development of Verification Environment (VE) / Verification Component (VC) using Specman ‘e’
    Writing tests, functional coverage using ‘e’ and mapping these to Verification plan
    Functional verification of the design and achieve verification goals
    VHDL / Verilog RTL/Testbench coding

Required Skills
    An excellent knowledge of digital design / verification techniques
    Minimum 2yrs experience with Specman based verification for developing VE, VC, writing tests, functional coverage.
    Experience of VHDL and/or Verilog programming languages.
    Exposure to scripting language/s

Experience : 2-5 yrs
Qualifications : B.Tech / B.E.

Thanks & Regards,
Somashekar .T.
Roland & Associates - Leaders in Social Media Recruitment.
Tel: 91-80-4282-1616 , 
Internet: ; ;;

No comments:

Post a Comment