Specman Verification Jobs in Pune
Required Skills
Exposure to scripting language/s
Experience of VHDL and/or Verilog programming languages.
An excellent knowledge of digital design / verification techniques
Minimum 2yrs experience with Specman based verification for developing VE, VC, writing tests, functional coverage.
Experience of VHDL and/or Verilog programming languages.
Primary responsibilities will include
VHDL / Verilog RTL/Testbench coding
Functional verification of the design and achieve verification goals
Writing tests, functional coverage using ‘e’ and mapping these to Verification plan
Development of Verification Environment (VE) / Verification Component (VC) using Specman ‘e’
Experience : 2-3 yrs .
Qualifications: B.Tech / B.E.
Somashekar .T.
Roland & Associates - Leaders in Social Media Recruitment.
Tel: 91-80-4282-1616 ,
E-Mail: shekar@roljobs.com
No comments:
Post a Comment